# Performance Comparison of CNFET-Based (8:2) and (8:3) Compressors

Shima Mehrabi

Department of Computer Engineering, Science and Research Branch, Islamic Azad University, Tehran, Iran Email: sh.mehrabi@srbiau.ac.ir

Amirhossein Jamalian

Artificial Intelligence, Faculty of Computer Science, Technical University of Chemnitz, Germany Email: amj@hrz.tu-chemnitz.de

*Abstract*— Compressors are known as a key processing elements to accumulate and reduce partial products in a parallel manner in multipliers. This paper conducts a comprehensive analysis and comparison between two highorder (8:2) and (8:3) compressors based on Carbon Nanotube Field Effect Transistor (CNFET) technology. Furthermore, two well-known Full-Adder (FA) are also employed within the cells to analyse and compared for speed, power consumption, and power-delay product at transistorlevel.

Simulations are carried out using Synopsys HSPICE with 32nm CNTFET technology.The results of simulation demonstrate the superiority of the (8:3) compressor in terms of power and Power-Delay Product (PDP) around 67% and 44% respectively in comparison with (8:2) compressors by deploying symmetrical CNT Full-Adder cells.

*Index Terms*— Full-Adder, Compressor, Multiplier, Low-Power, High-performance, CNFETs, Nanotechnology

# I. INTRODUCTION

Arithmetic Logic Unit (ALU) is known as a fundamental building block of many types of computing circuits and arithmetic circuits are a natural model for computing arithmetic functions such as multiplying, adding , shifting and etc [1-2]. Since, in today's VLSI (Very Large Scale System Integrated) circuit design, improving the design of high-performance, low-power proceesing elements are desired, computing circuits such as multipliers and adders are concerned in digital circuit design. Moreover, doing things fast requires more logic and thus more space. Multipliers play an effective role in in many error-tolerant applications such as digital /image signal processing [3-4]. Moreover, they are known as the fundamental computational unit in microprocessors and microprocesors are the heart of every digital device from smart phone and tablets to large computers and servers[5-6].

Compressors and counters considered as the crucial component of each multiplier block. They are usually composed of cascaded single-bit adder blocks[7] So, high-speed, low-power compressors are highly desired to have high performance multipliers.

A compressor is simply an adder circuit. They are known as the basic unit of multipliers and multipliers are considered as the fundamental unit of each microprocessors, embedded systems and crypto processors [8-9]. In this paper, we analyze two high-order (8:2) and (8:3) compressors in transistor-level. Two recent CNTFET-based Full-Adder cells designs are utilized to evaluate and compare the performance of these two compressors.

The rest of the paper is organized as follows: in section *II*, conventional design and architecture of (8:2) and (8:3) compressors are reviewed. Section *III*, include implementation of these two compressors by employing the two recent CNT-based Full-Adder circuit design and experimental results, analyses and comparisons are presented and section *IV* concludes the paper.

# II. CONVENTIONAL ARCHITECTURE OF HIGH-ORDER (8:2) AND (8:3) COMPRESSORS

Compressors are simple circuits that reduce a large number of equal-value inputs to a smaller number of outputs by adding the inputs and producing some outputs with higher value. A typical (m:n) compressor takes mequally weighted input bits and produces n-bit binary number [6]. Moreover, there is a strong connection between compressors and Adders because The internal architecture of compressors show that compressors composed of some cascade adders.

# A. High-order (8:2) Compressor

The block diagram of conventional (8:2) compressors [10] consist of six cascaded Full-Adder cells, according to Fig.1. So the critical path of (8:2) compressor consists of four Full-Adder cells.

As it depicted, the high-order (8:2) compressors have three extra inputs (Cin) and three extra outputs (Cout) as carry signals. As it is lucid in (1), the total output weights equal  $11 \times 2^k$  including the inputs/outputs carry signals so the overhead is not negligible.

Manuscript received July 24, 2018; revised May 24, 2019.

$$\sum \text{Input Weights} = \sum \text{Output Weights}$$
(1)  

$$11*2^{k} = 2^{k} + 2^{k+1} + 2^{k+1} + 2^{k+1} + 2^{k+2}$$
  

$$11*2^{k} = 11*2^{k}$$



Figure 1. Block diagram of the conventional (8:2) compressor

### B. High-order (8:3) Compressor

According to Fig.2, the inner structure of conventional (8:3) compressors [11-13] consist of five Full-Adder cells with two Half-Adder which are cascaded. So the critical path of (8:3) consists of three Full-Adder and one Half-Adder cells. Obviously, the (8:3) compressor have the better critical path to compare with (8:2) compressor.



Figure 2. Block diagram of the conventional (8:3) compressor

Moreover, the high-order (8:3) compressors have higher compression efficiency paying the price of one extra inputs (Cin) and one extra outputs (Cout) as carry signals. In (2), the total output weights equal  $9 \times 2^k$ 

$$\sum \text{Input Weights} = \sum \text{Output Weights}$$

$$9*2^{\kappa} = 2^{\kappa} + 2^{\kappa+1} + 2^{\kappa+1} + 2^{\kappa+2}$$

$$9*2^{\kappa} = 9*2^{\kappa}$$
(2)

### C. Discussions: Performance Analysis on Cascade Models

High order (8:2) and (8:3) compressors are used for partial product reduction [12]. So, they can reduce 8 rows of partial products into two and three rows.

Fig.3 shows how 4 columns out of the 6,7,8 and 9 rows of partial product array are reduced by (6:2), (7:2), (8:2) and (9:2) compressors in 16\*16-bit multiplication process.



3.a: Cascaded (n:2, 6≤n≤9) Compressors in 16\*16-bit Multiplier



3.b: Conventional Structure of (n:2, 6≤n≤9) compressors in parallel mannaer

Figure 3. cascaded (n:2, 6≤n≤9) compressors in parallel mannaer

To enhance the performance, all carry-in(Cin) signals must be valid if needed to optimize all mentioned compressors. Considering 8<sup>th</sup> column (Fig. 3) with three

(Cin). The first carry-in signal comes from one of the carry-out signals of the  $6^{th}$  coloumn and the two last carry-in signals come from the  $7^{th}$  coloumn.

In this case, if all the inputs employed to all four compressors at time  $\tau_0$ , the delay of the (8:2) compressor is not just the delay of four Full Adder (FA) cells. Since the fourth FA cell of the (8:2) compressor needs all the three input signals at time  $\tau 2$ , one of the signals would be available at time  $\tau 3$  so, the (8:2) cascaded compressors would tolerate delayed signals from its neighbor and delay increase. Moreover, the last FA cell in (8:2) compressor must tolerate the delay of two carry-in signals because these two carry signals come from the 7<sup>th</sup> coloumn which are must be valid at  $\tau 3$  but they are valid at  $\tau 4$ .

Accordingly, suppose the same scenario for three cascaded (n:3,  $6 \le n \le 8$ ) compressors. If all the inputs employed to all three compressors at time  $\tau_0$ , the mentioned problem for the (8:3) compressor do not exist because the only carry-in signal which is come from the  $6^{\rm th}$  coloumn would be valid at  $\tau 3$  and there is no dependency between coloumn  $7^{\rm th}$  and  $8^{\rm th}$  cascaded models (Fig.4).



4.a: Cascaded (n:3, 6≤n≤8) Compressors in 16\*16-bit Multiplier



4.b: Conventional Structure of (n:3, 6≤n≤8) compressors in parallel mannaer

Figure 4. cascaded (n:2, 6≤n≤8) compressors in parallel mannaer

# III. SIMULATION RESULTS ANALYSIS AND COMPARISON

Three accepted metrics to measure the quality of a digital circuit are: delay, power and area. Besides, for evaluating the performance of logic gates and having cost effectiveness circuits, designers must consider both design perspective and technology perspective. Althought MOSFET technology has been the best solution for miniaturization and optimization of chip-level gates[ajse], but according to ITRS (International Technology Roadmap for Semiconductor), silicon transistor will reach to its minimal limit by 2021[14] due to fundamental drawbacks such as such as short-channel effects, high leakage power dissipation, large parametric variations. Emerging nanotechnology will improve the semiconductor industry [15]. CNFET is one of the most promising devices among emerging technologies because of its inherent similarities to the current technology (CMOS), so designers should be considered about designing the future generation of integrated circuits based on its superior properties [16].

In this section, two adders are deployed based on CNFET technology in order to make a fair technologyindependent comparison, and also to conduct a survey of future technology impacts on both (8:2) and (8:3) compressors architecture designs.

### A. Symmetric Full-Adder Circuit Design

The 30T transistors Carbon Nano-Tube Full-Adder (CNTFA) cell is selected as the Full-Adder cell for the comparison due to its high performance and novel structure[17]. The design take advantage of low energy consumption and fully symmetrics structures. Moreover, with the purpose of decreasing the number of transistors, and in a built-in manner, all the all the complementary inputs are produced inside the circuit (Fig.5).



Figure 5. Symmetrical Full-Adder Cell design[17]

According to Fig.5, the proposed circuit integrate the Sum and  $C_{out}$  to design a unit structure Full Adder cell.

The integration process leads to elimination of overhead transistors which results in less power dissipation and occupied area, without performance degradation. It benefits from high driving power, symmetry and mirror input pattern characteristic which lead to simple fabrication process. The whole adder cell is considered as a fully indirect Full Adder structure.

### B. Hybrid Full-Adder structure

The low-power, high-speed and high-performance 24T transistor 1-bit hybrid Full Adder cell(Fig.6), uses two XOR/XNOR modules to create the Sum signal.[18]



6.b: Second stage (Cout)

Figure 6. Hybrid Full-Adder Cell design[18]

According to Fig. 6, the great advantage of this hybridization, is that although the second stage needs an inverted input signal, the existence of the intermediate XNOR output, produced by the first stage, leads to elimination of the extra inverter gate. As a result, this

elimination leads to a shorter critical path and accordingly shorter worst-case delay and also lower power consumption and occupied area. Therefore, the proposed adder cell is a combination of XOR/XNOR circuits to achieve a veryhigh-performance Sum generator.[17]

### C. Simulation Results

Since digital circuits at the heart of electronic device need to dissipate low power in order to conserve battery life and meet reliability constraints, lowering power consumption is the key of design not only for lengthening battery life in portable device but also for improving reliability in robust, fault-tolerant and low-power systems. Moreover, in today's VLSI circuit design, with scaling down the feature size of devices in nanoscale and the continuous decrease in the threshold voltage, the ability of operating with high performance at low power supply are highly in demand.

The number of nanotubes and the values of pitches of CNFETs are set suitably with the aim of minimizing the power-delay product, based on the transistor sizing procedure of [19-20] (Table I).

TABLE I. CNFET MODEL PARAMETERS

Parameter	Description	Value
$L_{ch}$	Physical channel length	32nm
$L_{\text{geff}}$	The mean free path in the intrinsic CNT channel	100nm
L <sub>ss</sub>	The length of doped CNT source- side extension region	32nm
L <sub>dd</sub>	The length of doped CNT drain- side extension region	32nm
K <sub>gate</sub>	The dielectric constant of high-k top gate dielectric material	16
T <sub>ox</sub>	The thickness of high-k top gate dielectric material	4nm
$C_{sub}$	The coupling capacitance between the channel region and the substrate	20pF/m
Efi	The Fermi level of the doped S/D tube	6eV

To evaluate this capability, simulation results shown in Fig. 7(a), 7(b) and 7(c), ease the comprehensive comparisons. In this experiment, both (8:2) and (8:3) compressor circuits have been simulated at both 0.5V and 0.65V power supply voltage. Simulation results , based on Synopsys HSPICE with 32nm CNTFET technology ease the comprehensive comparisons. In this experiment, the (8:3) compressor based on symmetrical Full-Adder design demonstrate the superiority of the design in terms of power, delay and PDP, specifically at 0.5v supply voltages. It can be discovered from Fig. 7 the (8:3) compressor based on the symmetrical Full-Adder cell design has the lowest power and power-delay product (PDP) at 0.5v power supply.







Figure 7. Simulation results

### IV. CONCLUSION

Compressors are widely used in the second phase of a multiplier to accumulate partial products in a concurrent manner. They are mostly used in multipliers to reduce the operands while adding terms of partial products. In this paper we have carried out a comprehensive analysis and comparison between two different (8:2) and (8:3) compressors by deploying two recent Full-Adder cell designs based on CNFET technology and compare them at the transistor level. Based on the experimental results, the three carry input signals in (8:2) compressor architecture cause extra interconnections, more power dissipation, coupling effects, and routing difficulties. As a result, the (8:3) compressor consumes less power compared to (8:2) compressor. Furthermore, it is even more efficient (Considering PDP) than its counterpart.

### REFERENCES

- [1] P. K. Meher and T. Stouraitis, *Arithmetic Circuits for DSP Applications*, Wiley-IEEE Press, 2017, ch.4.
- [2] K. Parhi and Y. Liu, "Computing arithmetic functions using stochastic logic by series expansion," *IEEE Transactions on Emerging Topics in Computing*, 2016, pp. 1-1.
- [3] K. Hwang, VLSI Computer Arithmetic for Real-Time Image Processing", 1983, ch.7, pp. 303-331
- [4] N. Mehmood, "An energy-efficient 32-bit multiplier architecture in 90-nm CMOS," *Dissertation for receiving M. Sc. Degree in Electronic Devices*, Linkoping Institute of Technology, Sweden, 2006.
- [5] A. M. Shams and M. A. Bayoumi, "A structured approach for designing low-power adders," in *Proc. of the 31<sup>st</sup> IEEE Asilomar Conf. on Signals, Systems and Computers*, 1997, pp. 757-761.
- [6] J. Gu and C. H. Chang, "Low voltage, Low power (5:2) compressor cell for fast arithmetic circuits", in *Proc. of IEEE Intl. Conf. on Acoustics, Speech and Signal Processing (ICASSP '03)*, 2003, pp. 661-664.
- [7] M. Rouholamini, O. Kavehie, A. P. Mirbaha, S. J. Jasbi, and K. Navi, "A new design for 7:2 compressor," *IEEE/ACS Int. Conf. Computer Systems and Applications*, 2007, pp. 474-478.
- [8] S. K. Hsu, S. K. Mathew, M. A. Anders, B. R. Zeydel, V. G. Oklobdzija, R. K. Krishnamurthy, and S. Y. Borkar, "A 110 GOPS/W 16-bit multiplier and reconfigurable PLA loop in 90-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 41, no. 1. pp. 256-264, 2006.
- [9] R. F. Mirzaee, M. Eshghi, and K. Navi, "Design and implementation of an ASIP-based crypto processor for IDEA and SAFER K-64," *International Journal of Design, Analysis and Tools for Integrated Circuits and Systems*, vol. 3, no. 2, pp. 21-30, 2012.
- [10] L. Z. Pieper, E. A. C. da Costa, and J. C. Monteiro, "Combination of radix-2m multiplier blocks and adder compressors for the design of efficient 2'scomplement 64-bit array multipliers," presented at the 26<sup>th</sup> Symp. Integr. Circuits Syst. Design, Curitiba, Brazil, 2013, pp.1–6.
- [11] S. Mehrabi, R. Faghih Mirzaee, S. Zamanzadeh, and A. Jamalian, "A new hybrid 16-bit—16 bit multiplier architecture by m:2 and m:3 compressors," in Proc. 8<sup>th</sup> International Conference on Computer Science and Information Technology, 2016, pp. 79–83.
- [12] S. Mehrabi, R. F. Mirzaee, S. Zamanzadeh, K. Navi, and O. Hashemipour,"Design, analysis, and implementation of partial prodluct reduction phase by using wide m: $3(4 \le m \le 10)$  compressors," *Int. J. High Perform. Syst. Archit.*, vol. 4, no. 4, 2013, pp. 231-241.
- [13] S. Mehrabi, R. Faghih Mirzaee, S. Zamanzadeh, and A. Jamalian. "Multiplication with m:2 and m:3 compressors—A comparative review," *Canadian Journal of Electrical and Electronic Engineering*, vol. 40, no. 4, pp. 303-313, 2017.
- [14] R. Courtland, Transistors Could Stop Shirinking in 2021, 2016
- [15] Y. B. Kim, Y. B. Kim, and F. Lombardi, "A novel design methodology to optimize the speed and power of the CNTFET circuits," in *Proc. IEEE 52 nd Symposium on Circuits and Systems Cancun*, Mexico, 2009, pp. 1130–1133.
- [16] P. Collins, P. Avouris, Nano Tubes for Electronics, Scientific American, NewYork. 2000, pp. 62–69.
- [17] S. Mehrabi, R. Faghih Mirzaee, M. H. Moaiyeri, K. Navi, and O. Hashemipour, "CNFET-based design of energy-efficient symmetric three-input XOR and full adder circuits," *Arabian Jounal of Science and Engineering*, vol. 38, no. 12, pp. 3367-3382, 2013.
- [18] R. F. Mirzaee, M. H. Moaiyeri, H. Khosravi, and K. Navi, "A new robust and high-performance hybrid full adder cell," vol. 20, no. 4. pp. 641-655, 2011.
- [19] J. Deng, H. S. P. Wong, "A compact SPICE model for carbonnano tube field-effect transistors in cluding non idealities and its application—part I : Model of the intrinsic channel region," *IEEE Trans. Electron Devices*, vol. 54, no. 12, pp. 3186–3194, 2007.
- [20] J. Deng, H. S. P. Wong, "A compact SPICE model for carbonnano tube field-effect transistors including non idealities and itsa pplication— partII: full device model and circuit performance benchmarking," *IEEE Trans. Electron Devices*, vol. 54, no. 12, pp. 3195–320, 2007.



Shima Mehrabi was born in Tehran, Iran, in 1981. She received the bachelor's degree in hardware engineering from the South Tehran Branch, IAU, Tehran, in 2004, and the master's and Ph.D. degrees in computer architecture from the Science and Research Branch, IAU, Tehran, in2007 and 2013, respectively. Her current research interests include nanoelectronics with emphasis on CNFET, computer

arith-metic, and very large scale integration design.



Amirhossein Jamalian received the bachelor's degree in computer engineering from the South Tehran Branch ,Islamic Azad University, Tehran, Iran in 2004, and the master's degree in computer

engineering from the Sharif University of Technology, Tehran, in2007. From 2009 to 2013, he was a Full-Time Faculty Member with Andisheh Branch, Sama Organization, Islamic Azad University. He is currently a

Ph.D. candidate in artificiall intelligence with the Depart-men tof Computer Science, Chemnitz University of Technology, Chemnitz, Germany. His current research interests include computational neuroscience, machine/robotvision, objectrecognition, and machine learning